Abstract-This paper presents an 3.5 GHz low noise amplifier that uses a two-stage configuration, using 0.35 m AlGaN/GaN HEMT on silicon substrate technology. The first stage has a cascode topology to achieve high gain, better stability and well reverse isolation. The second stage has a RC-feedback topology for wideband matching. The Tmatching network is used for broadband output matching. The results show a maximum gain of 14.4 dB, a minimum noise figure of 3.3 dB, and an input/output return loss greater than 10 dB. With good power-handling capabilities of GaN HEMT devices, the third-order input intercept point at 3.5 GHz is +2.5 dBm and the unit consumes 170 mW of power. Good agreement between the simulated and measured results is found. 
technology suitable for receiver electronics. The high degree of linearity of circuits based on AlGaN/GaN HEMTs ensures a large dynamic range for the receiver electronics. The low noise amplifier (LNA) is an important element of a wireless transceiver. The lownoise amplifier (LNA) is the first stage in the receiver. It must provide good input impedance matching low power consumption, low noise performance, sufficient gain with good S/N for the following stages, and small size over the entire frequency band. Several different approaches have been proposed to establish a universal standard for such applications, such as distributed amplifier (DA), LC ladder, current-reused, shunt feedback [12] - [20] . The cascade topology is one of the suggestions to build an RF front-end and minimize its power dissipation. However, to the authors' best knowledge, very few GaN-based LNA have been produced [21] - [25] . This study proposes a two-stage LNA using 0.35 m GaN-on-Si HEMT technology, which operates at 3.5 GHz. The LNA has a maximum gain of 14.1 dB and a minimum noise figure of 3.3 dB. The input IIP3 at 3.5 GHz is 2.5 dBm and the unit consumes 170 mW of power. Good linearity is possible in a AlGaN-GaN HEMT because of its inherently wide bandgap, which allows high power levels, because of its high breakdown field. Fig. 1 shows the cross-section photo of GaN HEMTs. The devices used in this work were grown on silicon (111) substrate, using molecular beam epitaxy. The resistivity of the Si substrate was about 10 4 Ω•cm. The epi-layer contained an AlN/GaN nucleation layer, a 1.8-um-thick layer of unintentionally doped GaN buffer, a 1-nm-thick AlN space layer, a 18-nm-thick Al 0.27 Ga 0.73 N barrier and a 1-nm-thick unintentionally doped GaN cap layer. Hall measurements confirmed a sheet-carrier density of 1.03×10 13 cm -2 and an electron mobility of 1,534 cm 2 /V-s. Following mesa etching, ohmic contacts were prepared, using evaporated Ti-Al-Ni-Au multilayer metals, followed by annealing. A mushroom-shaped gate, based on Ni-Au metallization, is defined by a tri-layer resist scheme. The surface was passivated with SiO 2 . The thickness of the silicon substrate was reduced to 100 m, for better DC and RF power performance. The circuit design is microstrip line structure. The chip backside is ground shielding using Aurum. The via-hole technology is used to connect circuit ground to backside. All the HEMTs have a gate length of 0.35 m. The HEMT devices display a maximum drain current density of 576 mA/mm and dc extrinsic transconductance of 150 mS/mm. The unity current gain cutoff frequency and maximum oscillation frequency of the devices are 14.9 and 46.6 GHz. The maximum output power density of at 3.5 GHz is 1.33 W/mm (V ds =10 V). Fig. 2 shows the saturation P out of 23 dBm, a power gain of 8.5 dB and the maximum PAE of 28.8% are achieved at V ds =10V and V gs =-1.5V at 3.5 GHz for 275 m transistor. 
II. DEVICE EPI-STRUCTURE AND PROCESS

III. CIRCUIT DESIGN
The LNA requires high gain, low noise figure and high linearity over the entire band with low power consumption. The LNA needs to have a good input mating over the whole band to capture the transmitted RF energy efficiently. A schematic diagram of the proposed LNA is shown in Fig. 3 . The LNA circuit is composed of 
A. Input Matching
The first stage uses cascode topology, which provides high gain, better stability and good reverse isolation. In the input port, matching network with source inductance degeneration is used for matching. Fig. 4 shows the equivalent circuit for the input stage. The value of Z in is derived as: 
B. Output Matching
The C 3 provides signal coupling between the two stages. Fig. 5 shows the equivalent circuit for the output stage. The output stage uses a RC feedback topology, to improve the gain and for output matching. An output stage with RC-feedback topology is used. The output terminated connected input stage by R f and C f series connection to form a feedback network. L d2 , R f and C f components are chosen to allow a high gain. The Tmatching network is also used for wide output matching. The values of voltage gain and output impedance are derived as:
We can select Z f (R 1 and C 1 components) to achieve high gain and Z L for good output matching. 
C. Minimizing NF
The noise figure is dominated of the first stage for the multi-stages amplifier due to the NF tot is derived from [26] :
The LNA is the first stage of the receiver system. Therefore, the noise figure is the key parameters of the LNA. In order to minimize the NF of the LNA, the size of the transistor is chosen to match the impedance and noise requirements with a limited current. 
IV. RESULTS AND DISCUSSION
The LNA was simulated using Advance Design System software. The layout is vital to RF circuit performance, because of the lossy Si substrate. Therefore, EM simulation is required to optimize LNA performance, for circuit design. The parameter for EM simulation is the use of 0.35 m AlGaN/GaN HEMT technology. Fig. 7 shows a photograph of the S-band LNA chip, where the total area is 2.25 mm 2 . The LNA was tested via on-wafer probing. A network analyzer and ATN-NP5B noiseparameter system meter were used to measure the smallsignal S-parameters and NF over the frequency range from 1 to 7 GHz. 8 shows the measured and simulated S-parameters. The measured S 11 was lower than -10 dB for input matching across the frequency band of 3.3~4.3 GHz. The measured S 22 was less than -10 dB for output matching over a 3.3~4.3 GHz range. The measured forward gains (S 21 ) displays a maximum gain of 14.4 dB at 3.8 GHz and the range of S 21 value is 11.4~14.4 dB over the 3.3~4.3 GHz frequency band. In order to optimize the performance, the transistors are sized to provide good noise characteristics, while allowing good matching of the input impedance over the required bandwidth. The drain voltage from 7 to 11 V also achieved high gain than 11.8 dB. The variations of drain voltage are small. Figs. 8-9 also show that the measured and EM simulation S 21 and noise figure correspond to these values. Figure 10 shows the two-tone test for third-order intermodulation distortion of the LNA circuit. The third order input intercept point (IIP3) is +2.5 dBm at 3.5 GHz. The total power consumption of the chip is 170 mW, using a 10 V DC supply. It is noted that the input impedance is optimized for a low noise figure while the corresponding return loss is maintained at an acceptable level. Table I summarizes the performance of the GaN LNA, as detailed in published reports [21] - [25] and this work. V. CONCLUSION
We demonstrate the potential of large GaN HEMT devices on Si substrate for monolithic microwave integrated RF circuit. A 0.35 m GaN HEMT 3.5 GHz LNA that uses a two-stage configuration is designed. This exhibits a high 14.4 dB gain, a low 3.3 dB NF min , an input/output return loss greater than 10 dB, and the IIP3 is +2.5 dBm at 3.5 GHz, while only 170 mW power dissipation. The proposed LNA satisfies WiMAX system requirements. The future will scale down the device size for higher frequency applications.
